Work with a group of architecture and silicon engineers to develop next-generation DFT/DFX features for large-scale SoCs.
Design and implement software and hardware validation solutions for advanced testing, including logic BIST (LBIST), memory BIST (MBIST), and Scan compression.
Research, develop, and integrate machine learning or semi-analytical models to solve complex DFT challenges.
Triage, debug, and resolve high-priority post-silicon yield and structural failures by driving advanced failure analysis (FA) and volume diagnostics.
Write and review technical specifications for SoC testability and partner with EDA vendors.
Minimum qualifications
PhD degree in Electronics and Communication Engineering, Electrical Engineering, Computer Engineering or related technical field, or equivalent practical experience.
Experience in programming languages (e.g., C++, Python, Verilog), Synopsys, Cadence tools.
Preferred qualifications
2 years of experience in Silicon Engineering post PhD.
Experience with Electronic Design Automation (EDA) tools in design, verification, DFT and implementation.
Design for Test (DFT) knowledge (Boundary Scan, ATPG, MBIST).
PhD degree in Electronics and Communication Engineering, Electrical Engineering, Computer Engineering or related technical field, or equivalent practical experience.
Experience in programming languages (e.g., C++, Python, Verilog), Synopsys, Cadence tools.