What You'll Be Doing
Lead a team of engineers developing SRAM, Register File, TCAM, and ROM architectures and circuit implementations across advanced FinFET nodes
Oversee the full memory design flow from architecture definition through schematic entry, simulation, layout planning, verification, characterization, and model generation
Drive low-power and area-efficient circuit design strategies, balancing performance, variation, and manufacturability constraints
Coordinate with CAD teams on layout verification, parasitic extraction, and compiler automation using Perl and Python
Manage project timelines, prioritize deliverables, and resolve technical and resourcing issues across multi-site teams
Build and maintain relationships with internal stakeholders and external customers, translating technical requirements into executable design plans
Mentor engineers on memory compiler development, transistor-level design, and advanced node challenges
The Impact You Will Have
Deliver embedded memory IP that powers cutting-edge semiconductor products for Synopsys customers across AI, automotive, and high-performance computing
Accelerate time-to-market for memory compilers by improving design flows, automation scripts, and characterization methodologies
Enable your team to solve complex variation and power challenges in deep submicron and FinFET technologies, raising the technical bar across the organization
Strengthen cross-functional collaboration between design, CAD, and verification teams, reducing integration friction and rework
Build a high-performing, motivated team that consistently delivers on schedule and grows technically under your leadership
Shape the roadmap for next-generation memory IP, influencing architecture decisions that affect product competitiveness
Contribute to Synopsys' reputation as a trusted partner by delivering robust, scalable, and customer-focused memory solutions
What You'll Need
BE/B.Tech/ME/M.Tech/MS in Electrical & Electronics Engineering from a recognized institute or university
15+ years of hands-on experience in embedded memory design, including SRAM, Register File, TCAM, or ROM
Deep expertise across the full memory design flow: architecture, circuit design, layout, compiler automation, characterization, timing, and model generation
Proven experience leading engineering teams and delivering complex projects on schedule in a multi-site environment
Strong proficiency in Perl and Python for design automation and scripting
Hands-on experience with deep submicron and FinFET technologies, including variation-aware design techniques
Solid understanding of CMOS fundamentals, digital design, RC circuits, transfer function analysis, and CMOS fabrication processes
Who You Are
You can walk into a layout review, spot the issue that is going to cause a timing violation three steps downstream, and explain the fix in a way that gets the team moving again
You manage multiple projects and shifting priorities without losing track of what matters most, and you communicate risks and tradeoffs clearly before they become blockers
You build trust across teams by following through, showing up when things get hard, and giving credit where it belongs
You know how to have the tough conversation when a design is not going to meet spec, and you do it early enough that the team has options
You mentor engineers not by giving answers but by asking the questions that help them think through the problem themselves
You stay current on memory design trends, advanced node challenges, and industry best practices, and you bring that knowledge back to your team
The Team You'll Be Part Of
Your recruiter will share more about the team structure and mission during the interview process.
Rewards and Benefits
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.