Splunk

Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years

Bangalore, India · On-site
Salary not published
Posted 8 weeks ago

From Splunk's careers page

Status: listed on the employer's own careers page when we last checked (daily). Confirm on their site before applying.

About the role

What they ask for vs. your profile

Must have

Leadership
C++
Network administration
Team management
Training and coaching

Your match

Reach the hiring team

A short note to a recruiter or the hiring manager after you apply can get your application read sooner.

Hi [Name], I just applied for the Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years role at Splunk. My background in [your most relevant experience] lines up well with what the team is looking for. Would you be open to a quick chat, or could you point me to the right person on the team? Thank you!

ATS check

AI ready

Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.

Choose a PDF or Word resume

Create a free account to see your score. Your resume stays in this browser until then, and we never store it.

Already a member? Sign in

Similar jobs

All jobs

Splunk

Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years

Bangalore, India · On-site
Salary not published
Posted 8 weeks ago

From Splunk's careers page

Status: listed on the employer's own careers page when we last checked (daily). Confirm on their site before applying.

About the role

We are recruiting an ASIC Design Verification Engineering Leader to drive high-performance ASIC design verification for Cisco's enterprise platforms. Lead teams in defining and verifying ASICs, collaborate cross-functionally, and ensure quality delivery. Ideal for experienced ASIC engineers with strong technical leadership and expertise in UVM, C++, and ASIC development.

Skills: system validation, code review, dv architecture strategy, code coverage analysis, mentoring, system simulation, eve, asic design verification, team leadership, debugging, makefiles, postmortem analysis, asic/soc development cycle, test plan review, veloce, uvm methodology, c++, testbench development, rtl verification, system verilog, flow automation, c/c++ programming, hardware bring-up

What they ask for vs. your profile

Must have

Leadership
C++
Network administration
Team management
Training and coaching

What they ask for vs. your profile

Must have

Leadership
C++
Network administration
Team management
Training and coaching

Your match

A free account lets you apply, save this job, see how well you match and check your resume against it.

Reach the hiring team

A short note to a recruiter or the hiring manager after you apply can get your application read sooner.

ATS check

AI ready

Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.

Choose a PDF or Word resume

Create a free account to see your score. Your resume stays in this browser until then, and we never store it.

Already a member? Sign in

ATS check

AI ready

Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.

Choose a PDF or Word resume

Create a free account to see your score. Your resume stays in this browser until then, and we never store it.

Already a member? Sign in