Splunk

ASIC Packaging Signal/Power Integrity Hardware Engineer (Hybrid)

San Jose, United States · Hybrid
Salary not published
Posted 5 weeks ago

From Splunk's careers page

Status: listed on the employer's own careers page when we last checked (daily). Confirm on their site before applying.

About the role

You will define, document, and verify ASIC packaging, focusing on ultra-high-speed signaling and power integrity.

What they ask for vs. your profile

Must have

Network administration
Technical writing

Your match

Reach the hiring team

A short note to a recruiter or the hiring manager after you apply can get your application read sooner.

Hi [Name], I just applied for the ASIC Packaging Signal/Power Integrity Hardware Engineer (Hybrid) role at Splunk. My background in [your most relevant experience] lines up well with what the team is looking for. Would you be open to a quick chat, or could you point me to the right person on the team? Thank you!

ATS check

AI ready

Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.

Choose a PDF or Word resume

Create a free account to see your score. Your resume stays in this browser until then, and we never store it.

Already a member? Sign in

Similar jobs

All jobs

Splunk

ASIC Packaging Signal/Power Integrity Hardware Engineer (Hybrid)

San Jose, United States · Hybrid
Salary not published
Posted 5 weeks ago

From Splunk's careers page

Status: listed on the employer's own careers page when we last checked (daily). Confirm on their site before applying.

About the role

We are recruiting a Signal and Power Integrity Engineer to design and develop ASIC packaging for Cisco platforms. You will define, document, and verify ASIC packaging, focusing on ultra-high-speed signaling and power integrity. Ideal candidates have experience in high-speed design and signal integrity within advanced IC package environments.

Skills: asic packaging design, signal integrity analysis, power integrity analysis, high-speed design, transmission line theory, electromagnetics, impedance network analysis, cadence sigrity, ansys hfss, keysight ads, cadence apd, ansys em flows, spice, signal modeling, performance validation, layout review, physical design validation, high-volume release design, technical documentation, cross-functional collaboration, technical communication, high-bandwidth memory interface, die-to-die interface, advanced packaging, vector network analysis, ibis

You will define, document, and verify ASIC packaging, focusing on ultra-high-speed signaling and power integrity.

What they ask for vs. your profile

Must have

Network administration
Technical writing

What they ask for vs. your profile

Must have

Network administration
Technical writing

Your match

A free account lets you apply, save this job, see how well you match and check your resume against it.

Career roadmap: Hardware EngineerWhat to learn, how to practice and free resources, from beginner to expert.

Reach the hiring team

A short note to a recruiter or the hiring manager after you apply can get your application read sooner.

ATS check

AI ready

Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.

Choose a PDF or Word resume

Create a free account to see your score. Your resume stays in this browser until then, and we never store it.

Already a member? Sign in

ATS check

AI ready

Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.

Choose a PDF or Word resume

Create a free account to see your score. Your resume stays in this browser until then, and we never store it.

Already a member? Sign in