Splunk

ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs | 8-12 Years | Pune/ Bangalore)

Pune, India · On-site
Salary not published
Posted 5 weeks ago

From Splunk's careers page

Status: listed on the employer's own careers page when we last checked (daily). Confirm on their site before applying.

About the role

What they ask for vs. your profile

Must have

Leadership
Teamwork

Your match

Reach the hiring team

A short note to a recruiter or the hiring manager after you apply can get your application read sooner.

Hi [Name], I just applied for the ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs | 8-12 Years | Pune/ Bangalore) role at Splunk. My background in [your most relevant experience] lines up well with what the team is looking for. Would you be open to a quick chat, or could you point me to the right person on the team? Thank you!

ATS check

AI ready

Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.

Choose a PDF or Word resume

Create a free account to see your score. Your resume stays in this browser until then, and we never store it.

Already a member? Sign in

Similar jobs

All jobs

Splunk

ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs | 8-12 Years | Pune/ Bangalore)

Pune, India · On-site
Salary not published
Posted 5 weeks ago

From Splunk's careers page

Status: listed on the employer's own careers page when we last checked (daily). Confirm on their site before applying.

About the role

Seeking a senior-level ASIC Engineering Digital Designer/Leader to provide technical leadership in the development of digital logic for silicon photonics, focusing on high-speed optical interconnects. Lead the full ASIC lifecycle, collaborate with cross-functional teams, and drive technical strategy. Ideal for candidates with extensive experience in digital design and ASIC/SoC design.

Skills: asic design, systemverilog, fpga validation, digital logic design, cpu subsystem design, soc design, high-speed optical interconnects, system design flow, rtl development, dft, physical design, serdes ip, ethernet protocols, d2d phy ip, spi, i2c, axi, apb, firmware integration, power optimization, manufacturability optimization, fpga prototyping, lab validation, ate bring-up, firmware partitioning, timing closure, synthesis, formal/equivalence checking, debugging, design automation

What they ask for vs. your profile

Must have

Leadership
Teamwork

What they ask for vs. your profile

Must have

Leadership
Teamwork

Your match

A free account lets you apply, save this job, see how well you match and check your resume against it.

Reach the hiring team

A short note to a recruiter or the hiring manager after you apply can get your application read sooner.

ATS check

AI ready

Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.

Choose a PDF or Word resume

Create a free account to see your score. Your resume stays in this browser until then, and we never store it.

Already a member? Sign in

ATS check

AI ready

Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.

Choose a PDF or Word resume

Create a free account to see your score. Your resume stays in this browser until then, and we never store it.

Already a member? Sign in