Splunk

ASIC Design Verification Engineer || Verilog, UVM, Testbench | Simulation || Exp 7+ years

Bangalore, India · On-site
Salary not published
Posted 4 weeks ago

From Splunk's careers page

Status: listed on the employer's own careers page when we last checked (daily). Confirm on their site before applying.

About the role

We are seeking an ASIC Design Verification Engineer to develop and execute verification strategies for complex hardware designs.

What they ask for vs. your profile

Must have

Training and coaching

Your match

Reach the hiring team

A short note to a recruiter or the hiring manager after you apply can get your application read sooner.

Hi [Name], I just applied for the ASIC Design Verification Engineer || Verilog, UVM, Testbench | Simulation || Exp 7+ years role at Splunk. My background in [your most relevant experience] lines up well with what the team is looking for. Would you be open to a quick chat, or could you point me to the right person on the team? Thank you!

ATS check

AI ready

Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.

Choose a PDF or Word resume

Create a free account to see your score. Your resume stays in this browser until then, and we never store it.

Already a member? Sign in

Similar jobs

All jobs

Splunk

ASIC Design Verification Engineer || Verilog, UVM, Testbench | Simulation || Exp 7+ years

Bangalore, India · On-site
Salary not published
Posted 4 weeks ago

From Splunk's careers page

Status: listed on the employer's own careers page when we last checked (daily). Confirm on their site before applying.

About the role

We are seeking an ASIC Design Verification Engineer to develop and execute verification strategies for complex hardware designs. You will collaborate with multidisciplinary teams, focusing on emulation platforms and simulation tools. Ideal candidates have significant experience in ASIC design verification and strong expertise in UVM or OVM.

Skills: verilog, asic design, uvm, testbench development, simulation tools, deserialization methodologies, test methodologies, networking, emulation platforms, ovm, ethernet, axi, amba, pcie, verification infrastructure, automation frameworks, bug analysis, mentoring, team collaboration, documentation

We are seeking an ASIC Design Verification Engineer to develop and execute verification strategies for complex hardware designs.

What they ask for vs. your profile

Must have

Training and coaching

What they ask for vs. your profile

Must have

Training and coaching

Your match

A free account lets you apply, save this job, see how well you match and check your resume against it.

Career roadmap: Hardware EngineerWhat to learn, how to practice and free resources, from beginner to expert.

Reach the hiring team

A short note to a recruiter or the hiring manager after you apply can get your application read sooner.

ATS check

AI ready

Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.

Choose a PDF or Word resume

Create a free account to see your score. Your resume stays in this browser until then, and we never store it.

Already a member? Sign in

ATS check

AI ready

Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.

Choose a PDF or Word resume

Create a free account to see your score. Your resume stays in this browser until then, and we never store it.

Already a member? Sign in