This is a senior individual contributor role with strong cross-functional impact across silicon, firmware, and platform teams.
Experience – {8 – 14 } years of experience Firmware Development
Skills Required
Architect device-level security framework for CXL memory products
Define hardware Root of Trust and chain of trust
Design secure boot, firmware integrity, and update mechanisms
Architect device identity, authentication, and attestation
Define key management, provisioning, and secure storage
Enable Confidential Computing support at the device level and distributed computing environments
Support CXL security capabilities including
o Component Measurement & Authentication (CMA)
o CXL Confidential Computing / CCA participation
Perform threat modeling and risk analysis
Ensure protection for advanced features including PNM
Collaborate with HW, FW, and system teams to drive implementation
Required Skills & Experience
8+ years in embedded/device security architecture
Experience with hardware-rooted security and firmware security, Knowledge of ARM architecture, trustzone, Hypervisor and security subsystem,Strong knowledge of cryptography and key management (Data at Rest and Data in Motion)
Experience with secure provisioning and device lifecycle management,Android security features – Widevine DRM, Android Verified boot, Keymint, Gatekeeper, Storage encryption, Trusted UI, SELinux.
Experience working across hardware–firmware boundaries
Strong system design and architecture skills
Strong knowledge of Trusted Execution Environments, Trustlets and Kernel level security frameworks.
Preferred / Highly Relevant Experience
§ Experience with storage devices / SSD security frameworks (e.g., NVMe devices)
§ Experience with PCIe device security or datacenter hardware
§ Experience with CXL devices or memory subsystems (not mandatory)
§ Experience with Caliptra, Trustzone or similar Root of Trust solutions
§ Familiarity with CXL security features (CMA, CCA)
§ Experience with Trusted Execution Environments (TEE)
§ Knowledge of Confidential Computing architectures
§ Familiarity with DICE, TCG, SPDM, NIST standards
§ Experience with PUF, secure enclaves, or side-channel protections
Skills and Qualifications
Qualifications
B.Tech/B.E/M.Tech/M.E
Disclaimer
Samsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltd is dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.
Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.
