(PV) , Design Rule Check (DRC) , Layout Versus Schematic (LVS), Antenna, Electrical Rule
Check (ERC), Design for Manufacturing (DFM). Work on logic equivalence check (LEC) for Pre-
Post Place and Route design.
Position Requirements
Bachelor’s degree (or foreign equivalent) in Electronics Engineering, or a
related field, PLUS five (5) years of experience in the job offered or a related position. Experience
must include demonstrable knowledge of: The full Place & Route design flow incl. logical
synthesis, STA, DFT, Placement, Clock Tree Synthesis & physical verification; hardening highspeed,
low power CPU designs; design of large SOC full chip & block level P&R using advance
Process technologies: advanced process nodes (3nm or below); high-speed interfaces at chip level;
clock tree creation incl. sync points & achieving low latency & minimal power; design w/ multicorner
multi-mode timing constraints; STA; control of timing budget between blocks & chip using
timing model such as ETM, ILM; ECO environments for place & route tools to fix timing
violations. Travel to unanticipated client locations throughout the U.S., approximately 30%, as
required. May telecommute from any location within the U.S.
Apply at careers.quest-global.com and reference Job Code 28290.0330
Pay Range: $130,333 - $160,000
Compensation decisions are made based on factors including experience, skills, education, and other job-related factors, in accordance with our internal pay structure. We also offer a comprehensive benefits package, including health insurance, paid time off, and retirement plan.