Collaborate with cross-functional design and verification teams (simulation, emulation, and formal) to ensure implementations align with architectural specifications.
Support silicon bring-up and post-silicon debug as needed.
What we need to see
Master’s degree in electrical engineering, Computer Engineering, Computer Science, or equivalent experience.
5+ years of experience in processor design or other high-performance semiconductor designs.
Deep understanding of cache coherency, with hands-on experience in industry-standard protocols (e.g., AXI, ACE, CHI).
Experience authoring specifications and designing cache-coherent interconnects.
Strong understanding of system and memory subsystem architecture, with a focus on cache-coherent interconnect.
Experience developing coherent IP models (e.g., VIPs, BFMs) for simulation and emulation.
Proficiency in C, C++, Python, and Verilog.
Join us and help build the future of computing at NVIDIA!
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 152,000 USD - 241,500 USD for Level 3, and 184,000 USD - 287,500 USD for Level 4.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until April 24, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.