NVIDIA
From NVIDIA's careers page
Status: listed on the employer's own careers page when we last checked (daily). Confirm on their site before applying.
An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world.
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.
With the continuous improvement of chip technology, design scale and performance/power ratio, the physical design of digital chips is facing outstanding challenges in high frequency, low power consumption and multiple applications. High efficiency, high quality of the implementation of the construction chip is the guarantee of the company's competitiveness. As an ASIC-PD intern at NVIDIA, you'll learn and work on the tasks from RTL frozen to tape out, include synthesis, formal verification, constraints definition, timing closure/sign off, study on the timing impact of process and related methodology work.
Chip integration and netlist generation, cross-team collaboration to implement chip partitioning and floorplan
Synthesis, RTL/netlist quality check, formal verification, function eco creation
Constraints creation and validation, timing budget, work with ASIC team to analyze/resolve function timing issues, achieve all special timing closure, such as io, test, clock, async etc.
Work in conjunction with PR engineers for chip implementation to achieve full chip timing closue
Develop and improve entire timing closure flow from frontend (pre-layout) to backend (post-layout), flow automation development for above areas
Methodology in any of above areas.
Currently pursuing a Master's or PhD degree within a relevant or related field
Strong knowledge in IC design
Passionate about technology research and IC backend
Self-driven, good leaning ability, good teamwork
Excellent communication skill, proficient in English reading and writing
Hand-on experience in EDA software from Synopsys (DC/PT/Formality), Cadence (RC compiler/LEC)
Proficient user of Python or TCL
NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you!
Sign in to see how your profile matches this job.
Sign inA free account lets you apply, save this job, see how well you match and check your resume against it.
A short note to a recruiter or the hiring manager after you apply can get your application read sooner.
Hi [Name], I just applied for the ASIC Physical Design Intern - 2027 role at NVIDIA. My background in [your most relevant experience] lines up well with what the team is looking for. Would you be open to a quick chat, or could you point me to the right person on the team? Thank you!
Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.
Create a free account to see your score. Your resume stays in this browser until then, and we never store it.
Already a member? Sign in
Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.
Create a free account to see your score. Your resume stays in this browser until then, and we never store it.
Already a member? Sign in