Architect scalable SystemVerilog and Universal Verification Methodology (UVM) verification environments with constrained-random stimulus generation, protocol checkers, and automated scoreboards.
Drive technical leadership across global verification teams, conducting rigorous test plan and verification code reviews.
Partner with architecture and RTL design teams to resolve microarchitectural ambiguities, corner-case bugs, and specification updates.
Establish bit-accurate reference models using C/C++ integrated via DPI-C to verify complex pixel-processing algorithms and video pipelines dynamically.
Minimum qualifications
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
10 years of experience with hardware verification languages, design verification methodologies, and chip design flow.
Experience with high-density micro-display technologies.
Experience in developing and handling the UVM testbenches.
Preferred qualifications
Master's degree in Electrical Engineering, Computer Engineering, or equivalent practical experience.
Experience with ultra-low latency, high-density micro-display technologies (e.g., MicroLED, Micro-OLED for Augmented Reality/Virtual Reality (AR/VR) XR systems).
Experience transitioning UVM testbenches to hardware emulation platforms such as palladium or zebu.
Familiarity with Python, Perl, and Makefile scripting for automated regression management.
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
10 years of experience with hardware verification languages, design verification methodologies, and chip design flow.
Experience with high-density micro-display technologies.
Experience in developing and handling the UVM testbenches.