US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits
Learn more about benefits at Google.
Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry-leading formal tools.
Identify and write all types of coverage measures for stimulus and corner cases.
Debug tests with design engineers to deliver functionally correct design blocks.
Close coverage measures to identify verification holes and to show progress towards tape-out.
Minimum qualifications
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
4 years of experience with design verification.
Experience with SystemVerilog/Verilog.
Preferred qualifications
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
5 years of experience with industry standard tools, languages and methodologies relevant to the development of silicon-based ICs and chips.
Experience contributing across the entire design and verification life cycle.
Experience in verifying digital logic at RTL using SystemVerilog/UVM for ASICs.
Familiarity with ASIC standard interfaces and memory system architecture.
Strong problem-solving, and communication skills, with the ability to work effectively in a team environment.
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
4 years of experience with design verification.
Experience with SystemVerilog/Verilog.