Ciena
From Ciena's careers page
Status: listed on the employer's own careers page when we last checked (daily). Confirm on their site before applying.
As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era.
As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We’re a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being—on and off the job. Connect with a career that matters.
The Wavelogic family of products are widely used in Ciena's optical fiber transmission solutions and are one of the main contributors to Ciena's success in the telecommunications industry. This role offers the opportunity to contribute to the front-end implementation of industry leading ASIC technology. As ASIC FrontEnd Implementation Engineer, you will be responsible for the synthesis, static timing analysis, and DFT implementation of assigned IP sub-systems.
Execute frontend implementation for assigned IP subsystems, including synthesis, static timing analysis, logical equivalence checking, and clock domain crossing validation
Develop and maintain timing constraints to support synthesis and signoff for subsystem integration
Validate clock domain crossings for top-level ASIC integration to ensure functional integrity
Insert scan test, MBIST and other test features at both RTL and netlist levels
Work with design engineers to improve RTL for test coverage
Execute Automatic Test Pattern Generation (ATPG) and conduct pattern re-simulation and gate level simulation
Implement boundary scan IEEE1149.1 and other standards
Create and optimize scripts, tools, and documentation that improve synthesis, static timing and DFT workflows
Collaborate closely with ASIC integration, IP development, physical design, and external Electronic Design Automation (EDA) partners to align frontend and backend implementation activities
B.Sc. in Electrical Engineering, Computer Engineering with 5+ years of industry experience in ASIC digital design and Design for Test (DFT)
Proven DFT experience including insertion, vector optimisation and DFT timing analysis using tools from one of the major EDA vendors
Proven experience in implementing and debugging digital DFT simulations
Industry experience using synthesis and/or static timing analysis tools within an ASIC development environment
Knowledge of ASIC implementation flows, including synthesis, timing analysis, logical equivalence checking, and clock domain crossing validation
Familiarity with RTL design principles and hardware description languages
Ability to work effectively within multidisciplinary engineering teams and manage deliverables to project schedules
Experience with additional backend implementation activities such as floor-planning and place and route
Hands on exposure to deep submicron ASIC technologies and advanced timing closure methodologies
Background supporting DSP centric or highspeed ASIC development programs
Experience working with external EDA vendors or foundry technology teams
Salary Range: The salary range for this role in Ottawa is $111, 900 - $178, 700
Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.
Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.
At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.
Ciena is an Equal Opportunity Employer, including disability and protected veteran status.
If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.
A free account lets you apply, save this job, see how well you match and check your resume against it.
Scores your resume against this job the way resume scanners do: the job's hard and soft skills, searchability, recruiter tips and formatting.
Create a free account to see your score. Your resume stays in this browser until then, and we never store it.
Already a member? Sign in